Analysis and Optimization of Ground Bounce in Digital CMOS Circuits
نویسندگان
چکیده
of the ground bounce in digital CMOS circuits. First, an analytical method for calculating of the ground bounce is presented. The proposed method relies on accurate models of the short-channel MOS device and the chip-package interface parasitics. Next the effect of ground bounce on the buffer propagation delay and the optimum taper factor is discussed and a mathematical relationship for total propagation delay in the presence of the ground bounce is obtained. Effect of the on-chip decoupling capacitor on ground bounce waveform and the circuit performance is analyzed next and a closed form expression for the peak value of the differential-mode component of the ground bounce in terms of on-chip decoupling capacitor is provided. Finally a design methodology for controlling the switching times of the output drivers to minimize the ground bounce is presented.
منابع مشابه
OF PACKAGE I / O LEAD ELECTRICAL PARASITICS FOR DIFFERENT PACKAGES Electrical Parameters Wire - bonding Package Type
This paper is concerned with the analysis and optimization of the ground bounce in digital CMOS circuits. First, an analytical method for calculating the ground bounce is presented. The proposed method relies on accurate models of the short-channel MOS device and the chip-package interface parasitics. Next the effect of ground bounce on the propagation delay and the optimum tapering factor of a...
متن کاملDesign and Analysis of Low Standby Leakage Current and Reduce Ground Bounce Noise of Static CMOS 10T Full Adder
In design of complex arithmetic logic circuits, ground bounce noise, standby leakage current and leakage power are important and challenging issues in nanometer down scaling. In this paper, a low power, low complex and reduced ground bounce noise full adder design based on pass transistor logic (PTL) is proposed. Basically adder is vital part of complex arithmetic logic circuit in arithmetic op...
متن کاملLowering Ground Bounce Noise in Tri-Mode MTCMOS Circuits With Threshold Voltage Tuning
The continuous scaling down of technology, there is the exponential increase in leakage current. The MTCMOS is an attractive design to reduce the leakage current in idle state. Sleep-to-Active mode transition is an important concern in MTCMOS circuit because it produces ground bounce noise. In this paper, Threshold Voltage tuning method with MTCMOS circuit is used to reduce the ground bounce no...
متن کاملAnalysis of probability and energy of nanometre CMOS circuits in presence of noise
Introduction: As the feature sizes of semiconductor devices decrease, their behaviour becomes increasingly ‘probabilistic’ owing to sources such as thermal noise [1], ground bounce [2] and process variations [3]. Enhancing the robustness of circuits and systems to this probabilistic behaviour introduces some redundancy. Thus, there is a fundamental tradeoff between robustness and energy efficie...
متن کاملAnalyzing the Impact of Stacking Power Gating Technique on Ground Bounce Noise Effect of 3-Bit Flash Analog to Digital Converter
In present scenario high speed and low power devices in signal processing system is generally needed the efficient design and reduced complexity of converters, therefore conventional flash ADC is not fully meet the required specifications. ADC with high speed and low resolution is required in present communication technologies. Lower leakage current with low power consumption is considerable ef...
متن کامل